Processor Number: | E5-2680 V2 | Products Collection: | Xeon Processor E5 V2 Family |
---|---|---|---|
Code Name: | Products Formerly Ivy Bridge EP | Vertical Segment: | SERVER |
Status: | Launched | Launch Date: | Q3'13 |
Lithograph: | 22nm | Use Condition: | Desktop /Server |
High Light: | server grade cpu,server cpu for gaming |
The Xeon E5-2620 v4 is a 64-bit octa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for standard 2S environments (1U square form factor). Operating at 2.1 GHz with a turbo boost frequency of 3 GHz for a single active core, this MPU has a TDP of 85 W and is manufactured on a 14 nm process (based on Broadwell).
Processor number | E5-2680 v2 |
Family | Xeon |
Technology (micron) | 0.022 |
Processor speed (GHz) | 2.8 |
Bus speed (MHz) | 4000 (QPI) |
L2 cache size (KB) | 2560 |
L3 cache size (MB) | 25 |
The number of cores | 10 |
EM64T | Supported |
HyperThreading technology | Supported |
Virtualization technology | Supported |
Enhanced SpeedStep technology | Supported |
Execute-Disable bit feature | Supported |
Notes | Dual-processing |
Type | CPU / Microprocessor |
Market segment | Server |
Family |
|
Model number |
|
Frequency | 2800 MHz |
Maximum turbo frequency | 3100 MHz (6 or more cores) 3200 MHz (5 cores) 3300 MHz (4 cores) 3400 MHz (3 cores) 3500 MHz (2 cores) 3600 MHz (1 core) |
Bus speed | 8 GT/s QPI (4000 MHz) 5 GT/s DMI |
Clock multiplier | 28 |
Package | 2011-land Flip-Chip Land Grid Array |
Socket | Socket 2011 / LGA2011 |
Size | 2.07" x 1.77" / 5.25cm x 4.5cm |
Introduction date | September 10, 2013 |
End-of-Life date | Last order date for consumer processors is September 30, 2016 Last shipment date for consumer tray processors is March 8, 2019 |
Architecture / Microarchitecture:
Microarchitecture | Ivy Bridge |
Platform | Romley-EP Romley-WS |
Processor core | Ivy Bridge-EP |
Core steppings | M0 (QEN1) M1 (QF6T, SR1A6) |
CPUID | 306E4 (SR1A6) |
Manufacturing process | 0.022 micron |
Data width | 64 bit |
The number of CPU cores | 10 |
The number of threads | 20 |
Floating Point Unit | Integrated |
Level 1 cache size | 10 x 32 KB 8-way set associative instruction caches 10 x 32 KB 8-way set associative data caches |
Level 2 cache size | 10 x 256 KB 8-way set associative caches |
Level 3 cache size | 25 MB 20-way set associative shared cache |
Physical memory | 768 GB (per socket) |
Multiprocessing | Up to 2 processors |
Extensions and Technologies |
|
Low power features | Enhanced SpeedStep technology |
Integrated peripherals / components | |
Integrated graphics | None |
Memory controller | The number of controllers: 1 Memory channels: 4 Supported memory: DDR3-800, DDR3-1066, DDR3-1333, DDR3-1600, DDR3-1866 DIMMs per channel: 3 Maximum memory bandwidth (GB/s): 59.7 ECC supported: Yes |
Other peripherals |
|
Integrated peripherals / components:
Integrated graphics | None |
Memory controller | The number of controllers: 1 Memory channels: 4 Supported memory: DDR3-800, DDR3-1066, DDR3-1333, DDR3-1600, DDR3-1866 DIMMs per channel: 3 Maximum memory bandwidth (GB/s): 59.7 ECC supported: Yes |
Other peripherals |
|
Electrical / Thermal parameters:
V core | 0.65V - 1.3V |
Minimum/Maximum operating temperature | 5°C - 82°C |
Thermal Design Power | 115 Watt |